Skip to main content

I3C

All Binho blog posts tagged with I3C.

// tagged posts

5 posts tagged "I3C".

Back to all posts
Exploring I3C HDR-DDR on the ams OSRAM TMF8829
I3C

Exploring I3C HDR-DDR on the ams OSRAM TMF8829

The ams OSRAM TMF8829 declares I3C high data rate support in its bus characteristics register, but neither its datasheet nor its published driver mentions HDR or double data rate. We put a Supernova on one and transferred whole measurement frames in HDR-DDR, verified byte for byte against SDR.

September 2, 2026 · 6 min read
Exploring the I3C interface on TDK InvenSense MEMS sensors
I3C

Exploring the I3C interface on TDK InvenSense MEMS sensors

A TDK InvenSense ICM-45686 on a 6DOF IMU 27 Click, driven over I3C from a Supernova. What it took to get an HDR-DDR transfer working: the command byte is not a register address, the register comes from the target internal pointer, and an SDR read is what positions it.

September 2, 2026 · 6 min read
Exploring the I3C interface on STMicroelectronics MEMS sensors
I3C

Exploring the I3C interface on STMicroelectronics MEMS sensors

Tap a MEMS sensor on the bench and watch it interrupt the host over the two wires already carrying the data. We put an LSM6DSV and an LPS22DF on a Supernova over I3C: what the parts report about themselves, and the two registers that decide whether an interrupt ever arrives.

September 1, 2026 · 6 min read
Exploring the I3C interface on Bosch Sensortec MEMS sensors
I3C

Exploring the I3C interface on Bosch Sensortec MEMS sensors

The current generation of Bosch Sensortec parts all offer I3C alongside I2C, and most designs still wire I2C. We put a BMI323, BMP581 and BMP585 on a Supernova to see what is on the other side: what the parts report about themselves, the interrupt that needs no pin, and three traps.

August 31, 2026 · 6 min read
Flashing STM32 firmware over I3C using Binho Supernova
I3C

Flashing STM32 firmware over I3C using Binho Supernova

The STM32H5 system bootloader includes an I3C interface. It acknowledges over in-band interrupts rather than a status byte, which decides your host stack on day one. What we found driving it from a Supernova, including the bug that looked like a checksum problem.

August 31, 2026 · 7 min read

Stay
Connected.

Want to contribute a guest post, suggest a topic, or talk to the team about embedded hardware? We'd love to hear from you.